

Features

- 500-mA-Rated Collector Current(single output)
- High-Voltage Outputs: 50V
- Output Clamp Diodes
- Inputs Compatible With Various Types of Logic
- Relay-Driver Applications

General Description


The ULN2003 is high-voltage high-current Darlington transistor arrays each containing seven open collector common emitter pairs. Each pair is rated at 500mA. Suppression diodes are included for inductive load driving, the inputs and outputs are pinned in opposition to simplify board layout.

These devices are capable of driving a wide range of loads including solenoids, relays, DC motors, LED displays, filament lamps, thermal print-heads and high-power buffers.

SOP-16 package


Pin Assignments

(TOP VIEW)




Connection Diagram

LOGIC DIAGRAM



Pin Descriptions

Pin Number	Pin Name	Function
1	1B	Input pair1
2	2B	Input pair1
3	3B	Input pair1
4	4B	Input pair1
5	5B	Input pair1
6	6B	Input pair1
7	7B	Input pair1
8	E	Common Emitter (ground)
9	COM	Common Clamp Diodes
10	7C	Output pair7
11	6C	Output pair6
12	5C	Output pair5
13	4C	Output pair4
14	3C	Output pair3
15	2C	Output pair2
16	1C	Output pair1

Functional Block Diagram

Note: All resistor values shown are nominal.

The collector-emitter diode is a parasitic structure and should not be used to conduct current. If the collector(s) go below ground an external Schottky diode should be added to clamp negative undershoots.

Absolute Maximum Ratings⁽¹⁾

At 25°C free-air temperature (unless otherwise noted)

Symbol	Parameter		Min	Max	Unit
V_{CC}	Collector to emitter voltage			50	V
V_R	Clamp diode reverse voltage(2)			50	V
V_I	Input voltage(2)			30	V
I_{CP}	Peak collector current	See typical characteristics		500	mA
I_{OK}	Output clamp current			500	mA
I_{TE}	Total emitter-terminal current			-2.5	A
T_A	Operating free-air temperature range	ULN2003	-40	+105	°C
θ_{JA}	Thermal Resistance Junction-to-Ambient(3)			63	°C/W
θ_{JC}	Thermal Resistance Junction-to-Case(4)			12	
T_J	Operating virtual junction temperature			+150	°C
T_{STG}	Storage temperature range		-65	+150	°C
ESD	Human Body Mode		--	3000	V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.
- (3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $PD = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (4) Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $PD = (T_J(max) - T_A)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Collector to Emitter voltage	-	50	V
T_A	Operating Ambient Temperature	-40	+105	°C

Electrical Characteristics(TA=+25°C, unless otherwise specified)

Parameter		Test Figure	Test Conditions		ULN2003			Unit
					MIN	TYP	MAX	
$V_{I(on)}$	On-state input voltage	Figure 6	VCE = 2 V	IC = 200 mA	--	--	2.4	V
				IC = 250 mA	--	--	2.7	
				IC = 300 mA	--	--	3	
$V_{CE(sat)}$	Collector-emitter saturation voltage	Figure 5	II = 250 μ A,	IC = 100 mA	--	0.9	1.1	V
			II = 350 μ A,	IC = 200 mA	--	1	1.3	
			II = 500 μ A,	IC = 350 mA	--	1.2	1.6	
I_{CEX}	Collector cutoff current	Figure 1	VCE = 50 V,	II = 0	--	--	50	μ A
		Figure 2	VCE = 50 V, TA = +105°C	II = 0	--	--	100	
V_F	Clamp forward voltage	Figure 8	IF = 350 mA		--	1.7	2	V
$I_{I(off)}$	Off-state input current	Figure 3	VCE = 50 V, IC = 500 μ A		50	65	--	μ A
II	Input current	Figure 4	VI = 3.85 V		--	0.93	1.35	mA
			VI = 5 V		--	--	--	
			VI = 12 V		--	--	--	
IR	Clamp reverse current	Figure 7	VR = 50 V TA = 70°C		--	--	50	μ A
Ci	Input capacitance			VI = 0, f = 1 MHz	--	15	25	

Switching Characteristics (TA = +25°C, unless otherwise specified)

Parameter		Test Conditions	ULN2003			UNIT
			MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low- to high-level output	See Figure 9		0.25	1	μ s
t_{PHL}	Propagation delay time, high- to low-level output	See Figure 9		0.25	1	μ s
V_{OH}	High-level output voltage after switching	VS = 50 V, IO = 300 mA, See Figure 9		VS-20		mV

Parameter Measurement Information




Fig.1 ICEX Test Circuit




Fig.2 ICEX Test Circuit




Fig.3 I_i(off) Test Circuit




Fig.4 II Test Circuit




Fig.5 h_{FE} , $V_{CE(sat)}$ Test Circuit




Fig.6 $V_{i(on)}$ Test Circuit




Fig.7 I_R Test Circuit




Fig.8 V_F Test Circuit









Fig. 9 Latch-Up Test Circuit and Voltage Waveform

Notes: 8. The pulse generator has the following characteristics:

Pulse Width=12.5Hz, output impedance 50Ω, tr≤5ns, tr≤10ns.

9. C_L includes probe and jig capacitance.

10. V_{ILH}=3V

Package Information**SOP-16**

DETAIL F

DETAIL E

COMMON DIMENSIONS (UNITS OF MEASURE IS mm)			
	MIN	NORMAL	MAX
A	9.800	9.900	10.000
B	3.800	3.900	4.000
B1	3.750	3.850	3.950
C	1.300	1.400	1.500
C1	0.600	0.650	0.700
D	5.900	6.100	6.300
L	0.450	0.600	0.750
b	0.350	0.400	0.450
h	0.050	0.100	0.250
e	1.270TYPE		
theta_1	12° TYPE		
theta_2	12° TYPE		
theta_3	0° ~ 8°		